Abstract. A phase-sensitive detector, based on digital techniques, has been designed and tested. The main features of this instrument are presented and compared with those of a commercial analogue device.
1.
Introduction Lock-in amplifiers, also known as phase-sensitive detectors, are widely used in physical instrumentation for the recovery of lowlevel periodic signals, buried in random noise and other disturbances. Their operating principles and the performances obtainable are described elsewhere (Blair and Sydenham 1975 , Meade 1982 , Mom0 et a1 1981 . Commercially available instruments are all based on analogue techniques, which impose a number of limitations on their performances, notably concerning the rejection of low-frequency disturbances and the stability of gain, offset, and filter time constant.
The particular requirements imposed by the design of an experiment to detect the vacuum birefringence induced by a modulated magnetic field (Iacopini et a1 1981) have led us to develop a digital phase-sensitive detector (DPSD) , in which the synchronous demodulation and the low-pass filtering are performed numerically. Its 16-bit parallel output can easily be interfaced to a data-acquisition system.
In this paper a brief description of the instrument is given, together with some performance test results and a comparison with a commercial analogue device.
Instrument requirements
In the experiment described in Iacopini et al(198 l) ? the quantity to be measured is an ellipticity -lo-" rad, as given by a photodiode current i(t) with the following time dependence:
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(1) 1 where Io =: 10 mA, u2% @ F =: f~ ~4 0 0 Hzt fM z lo-' Hz. N(r) represents the shot noise on @), having an RMS value of about A Hz-'/*. The term n(t) describes random fluctuations in the light polarisation state which have a Gaussian spectral distribution, centred around zero hertz and an RMS width of several mHz.
The photodiode current is converted to a voltage by a current-to-voltage preamplifier with a 100 M a feedback resistor. The Fourier amplitude spectrum of the photodiode signal, for a time record length of 1 s, is shown in figure 1 . The signal-to-noise ratio (SNR) increases proportionally to T-''*. In the present case and considering only the shot noise, an S N R = 1 requires T= io5 s. In order to deal with these time record lengths, during which phase coherence must be maintained, the total measuring time is split into several subperiods, typically 1000 s, and the phase relationship between the individual subperiods is reconstructed in the off-line data analysis.
Various possibilities for the data acquisition have been considered: (i) sampling and digitising the signal at a fixed rate and storing it on magnetic tape; (ii) using an FFT algorithm; (iii) compressing the data by phase-sensitive detection and recording on magnetic tape only the information within the bandwidth of interest.
Since solutions (i) and (ii) both require, for different reasons, a dedicated computer, we have chosen solution (iii). In this application, the photodiode signal is first processed by a phasesensitive detector, locked at the reference frequency f ' = fF. The modulated signal proportional to eo appears at the output of the PSD at the frequency 2fM, and it can be recorded by a minicomputer which also performs other data acquisition tasks. The main requirements on the PSD, for this heterodyne process, are: (i) capability to handle, without overload, a. large amount of noise n(t) within a few mHz of the signal frequency (see figure 1) ; (ii) very good stability of filter time constants; (iii) rejection of harmonics and low-frequency disturbances; (iv) accuracy of the 90° phase difference between the sine/cosine channels.
The phase-sensitive detector

General
The phase-sensitive detection technique is defined by two operations: synchronous demodulation and integration of the result. In the ideal phase-sensitive detector (PSD), the output signal S is related to the input signal s by the equation
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Digital techniques applied to phase-sensitive detection where fR is an external reference frequency, 47 is the reference phase, and m is the number of poles in the integration filter having a time constant r.
The output corresponding to a sinusoidal input signal of frequency f, s(t) = a exp(-i2~ft), is given by s(t)=s(t)A(xfR; 7; q ; 1)
where the attenuation A is given by Equation (4) shows that the PSD acts essentially as a bandpass filter, centred around fR and with a bandwidth Af = 1/2nr. As a consequence, by choosing fR near or equal to f and making the time constant r such that 2nI f -f R l r < 1, one can reduce the noise power to that contained within the bandwidth 112775 without attenuating the useful signal.
In practical PSDS the synchronous demodulation is usually done with a square wave function. rather than a sine wave function. In this case equation (2) becomes
and since the PSD will have an odd harmonics response, weighted by the harmonic series coefficients. Owing to this response the noise power in the 1/2m passband is increased by a factor 2 / 8 . assuming white noise.
Description of the digital PSD
The basic functional blocks of the instrument are shown in figure 2. At each trigger the ADC takes one sample of the input and presents the digitised result to the parallel multiplier, where it is multiplied by the digital value of one point from the sine (cosine) look-up table, stored in programmable read-only memories (PROMS). The product thus obtained is added, with the help of the arithmetic-logic unit (ALU), to the content of the accumulator. The integration time constant is introduced by dividing the accumulator content by a factor of 2" in a shift register and subtracting the result from the accumulator content, again via the ALU. The accumulator content is finally transferred to an output register.
The signal digitising rate should be as high as possible in order to obtain a good harmonic rejection. This requirement was met by using a fast ( 2 60 kHz) sample-and-hold-plus-ADC systemt which has the highest resolution actually commercially available (14 bits) in this speed range. It has a full-scale sensitivity of i5 V pp.
The multiplier is a fast (2: 100 ns) 16 x 16 bit parallel multiplier$ with built-in input and output registers, rounding facilities, etc. Rounding is in fact needed since the 16 least significant bits of the product are discarded. The multiplier is followed by two. identical, accumulator/filter channels, for sine and cosine demodulation respectively. The sine and cosine values, which of course only differ by a 90" phase shift, are obtained from two separate lookup tables. addressed by an address counter which is incremented once per sample. The number of points in the sine/cosine period can be selected in eight steps between 2' and 2', thereby determining the harmonic response and the relation between trigger and reference frequencies. For a resolution of 1/ 128, the highest reference frequency thus becomes 58 kHzi128-450 Hz. Owing to the digital nature of the detector, no lower limit of the operating frequency exists.
Each integrating single-pole filter performs the following operation:
where A t is the accumulator content at trigger k, Pk+] is the multiplier output, and n is a number determining the time constant r: r = ( m 2 " The accumulators should be sufficiently large to avoid any possibility of overload, even for a continuous full-scale input from the multiplier. The content of the accumulator reaches a stable value (assuming that a constant value is applied to the input) when P k + I =Ak/2n. Since P can have a maximum value of 216 and n that of 18, it follows that 34 bits are needed. However, in order to reduce the rounding errors, an additional six (fractional) bits are used, bringing the total to 40 bits.
The output registers are each 16 bits long for easy interfacing to a computer. The data transfer from the accumulators can be so adjusted that they are always utilised to maximum capacity, whatever the content of the accumulators. They may be operated in an update/hold mode, on external command, in o d e r to provide the necessary synchronisation for the read-out.
The control of all these operations is handled by a sequence program, resident in PROMS and timed by a program counter. The selection of measurement parameters, such as time constant, sensitivity, waveform resolution, etc, is made via push buttons on the front panel, which also has a visual analogue display of the output values, derived from 8-bit DACS. In addition to the normal PSD operation program, some test programs are incorporated. One of these gives the ADC output directly without any transformations, and another gives the multiplier product without passing through the integrating filter. It is furthermore possible to enter digital values (16 bits) directly into the digital section of the instrument, either from a set of manual switches or from an external source (e.g. CAMAC).
Quantisation, dynamic range and linearity
The overall response of the DPSD is determined by the quantising errors in the A-to-D converter and in the digital processing sections. The inherent conversion uncertainty of 1/2 LSB limits the resolution, or minimum detectable signal, to the quantisation step of the ADC. Thus, time averaging of a noise-free input does not improve the resolution. Quantisation effects are, however, strongly dependent on the amount of random noise in the input signal, and on the time averaging characteristics of the device. In fact, provided that a random noise of about 1/2 LSB RMS amplitude is present at the input, time averaging over N uncorrelated samples will increase resolution and dynamic range by a factor NI'' (Horlick 1975) .
The equivalent input noise of the sample-and-hold-and-ADC system has been measured by operating the DPSD in its test mode, recording directly the individual unprocessed ADC data. The input of the instrument was grounded via a 50 C2 resistor. In this condition, a random Gaussian noise of =1/3 LSE variance was measured. These fluctuations, even assuming a noise-free input signal, are sufficient to obtain the above-mentioned improvement in resolution by time averaging.
To evaluate this characteristic of the instrument, we have made use of the fact that the digital processing section of the DPSD can easily be emulated by a computer program. As a first step, the DPSD was checked for possible hardware or software (PROM content) errors by feeding it with computer generated pseudorandom data into its digital test input and then comparing the output with the expected calculated value. A simulation program was then used to evaluate the dynamic range of the DPSD, the input variable being a discrete point-value sine function, to which was added a Gaussian random noise of RMS variance equal to 1/3 LSB. The program takes into account the quantising and round-off errors in the sine look-up table, multiplier and accumulator. The trigger frequency and the time constant T were input parameters. Table 1 shows the results of calculations in the case of fT = 5 1 200 Hz and 'c= 0.3 s, for which a rough estimate of the improvement in resolution would be NE
120.
Resolution and linearity are given for both sine wave and for square wave demodulation.
The total dynamic range of the DPSD, defined as the ratio between the full-scale synchronous signal and the RMS error, is about equal to 2 x lob, It can be seen that a small gain, both in linearity and dynamic range, can be obtained by using more than 40 bits, but at much higher cost.
The validity of these calculations have been confirmed by measurements performed on real signals and by comparisons with an analogue instrument.
Comparison with an analogue instrument
The practical usefulness of the DPSD has been investigated by making a comparison with a commercial analogue lock-in amplifier? extensively used in our laboratory. It should be kept in mind, however, that neither the lock-in amplifier nor the DPSD are used in an entirely orthodox way: instead of transforming the signal to be measured into a DC value, it is transposed to a very low frequency (e.g. 10 mHz), sampled, stored on magnetic tape and, finally, Fourier analysed off-line.
The input dynamic range of the analogue PSD is the product of the dynamic reserve and the output dynamic range. The dynamic reserve, when the instrument is operated in high stability and sine demodulation mode, is about 30. The output dynamic range, as given by the ratio of full scale to RMS noise amplitude, was measured to be N 5 x lo5 when r=0.3 s. Thus, the input dynamic range of the analogue instrument, in our test conditions, is 1.5 x lo'. In comparison, the DPSD has a total dynamic range, as given previously, of ~2 x lo6 and it has no dynamic reserve. However, in our particular application, where -+ Brookdeal Ortholoc-SC 9505 E. 10-3
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Step 2 . 0 x lo-' 2.0x lo-' 2 . 0 x 10-1 2 . 0 x 10-I --the noise components are peaked around f~, and very near to the signal at fF i 2fM, the dynamic reserve cannot be usefully exploited and it turns out that the DPSD is more efficient. The response to harmonics is given in table 2. These values were obtained by holding the reference frequency constant while applying signal frequencies harmonically related to it. The signal frequencies were applied one at a time and had a constant amplitude. Since the lock-in amplifier used permits the choice of either step function demodulation (normal operation) or sine function demodulation (option Sinetrac), both were used. The prototype DPSD provides at the moment only a sine function demodulation. The built-in high-pass and low-pass input filters of the analogue lock-in amplifiers were in the MIN (0.2 Hz) and MAX (100 kHz) position. respectively.
The appreciably higher harmonics rejection in the DPSD is presumably due to the fact that the internal sinusoidal reference waveform is synthesised more accurately in this instrument (numerically, 16 bits) than in the analogue lock-in amplifiers (piecewise linear network).
In the case of the DPSD one finds in addition various spurious responses at very low level. They are intermodulation products between the read-out frequency (f") and higher frequency multiplier components, insufficiently attenuated by the 6 dB/octave slope of the filter. These spurious responses do not seriously perturb our use of the DPSD as they can be made to fall on frequencies different from the useful signal. They can of course be further attenuated by a higher-order integrating filter.
An undesirable response to which we are particularly sensitive. since it can provide a direct, parasitic path for the modulating signal (e.g. fM) into the detector output. is represented by direct signal feedthrough, particularly at low frequencies. We have investigated this by feeding a sinusoidal nonsynchronous signal of 500 mV RMS into the input. The reference frequency was always 380 Hz and the time constant 0.3 s. The response from the lock-in amplifiers is peaked at 1 Hz with a high-frequency fall-off determined by the time constant and the slope of the integrating filter. The low-frequency fall-off is about 12dB/octave. The amplitude of the response differs between the individual instruments and channels and is situated between -34 dB and -47 dB with the high-pass input filter excluded. This response can be further decreased by the 6 dB/octave high-pass filter in the 30 Hz position. In contrast, the DPSD has a flat response at -100 dB, which is determined, we think, by the finite resolution of the sine/cosine look-up table.
Finally, we would like to point out some consequences of the different operating principles (digital against analogue). Although basically the operations are the same? the fact that the DPSD depends, apart from the ADC, exclusively on numerical operations and not on the tolerances of a quantity of electronic components, gives it some outstanding advantages. Provided that it operates on a sufficiently large number of bits it will be highly predictable and stable with a constant gain, identical in the two channels (sine and cosine) and with a phase difference between them of exactly 90'. without any phase jitter. The time constant r is also precisely known (relative to the trigger frequency) and equal in the two channels, a feature that becomes essential when the following signal analysis involves comparisons between several signal channels. In certain applications the absence of a lower operating frequency limit will become very valuable.
